• Inventors:
  • Assignees:
  • Publication Date: December 31, 1969
  • Publication Number:

Abstract

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)

    Title

Cited By (33)

    Publication numberPublication dateAssigneeTitle
    EP-0952524-A1October 27, 1999Motorola, Inc.Dispositif d'antémémoire à voies multiples et procédé
    GB-2383868-AJuly 09, 2003Intel CorpCache dynamically configured for simultaneous accesses by multiple computing engines
    GB-2383868-BFebruary 02, 2005Intel CorpCache dynamically configured for simultaneous accesses by multiple computing engines
    KR-100620258-B1September 07, 2006프리스케일 세미컨덕터, 인크.Multi-way cache apparatus and method
    US-2002194433-A1December 19, 2002Nec CorporationShared cache memory replacement control method and apparatus
    US-2003037217-A1February 20, 2003Middleton Peter Guy, Bull David Michael, Gary CampbellAccessing memory units in a data processing apparatus
    US-2004034740-A1February 19, 2004International Business Machines CorporationValue based caching
    US-5748879-AMay 05, 1998Fujitsu LimitedCache memory testing method
    US-5748920-AMay 05, 1998Cirrus Logic, Inc.Transaction queue in a graphics controller chip
    US-5845309-ADecember 01, 1998Kabushiki Kaisha ToshibaCache memory system with reduced tag memory power consumption
    US-5968160-AOctober 19, 1999Hitachi, Ltd.Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memory
    US-5970509-AOctober 19, 1999National Semiconductor CorporationHit determination circuit for selecting a data set based on miss determinations in other data sets and method of operation
    US-6185657-B1February 06, 2001Motorola Inc.Multi-way cache apparatus and method
    US-6223256-B1April 24, 2001Hewlett-Packard CompanyComputer cache memory with classes and dynamic selection of replacement algorithms
    US-6282617-B1August 28, 2001Sun Microsystems, Inc.Multiple variable cache replacement policy
    US-6334170-B1December 25, 2001Micron Technology, Inc.Multi-way cache expansion circuit architecture
    US-6334173-B1December 25, 2001Hyundai Electronics Industries Co. Ltd.Combined cache with main memory and a control method thereof
    US-6345339-B1February 05, 2002International Business Machines CorporationPseudo precise I-cache inclusivity for vertical caches
    US-6378044-B1April 23, 2002Vlsi Technology, Inc.Method and system for cache replacement among configurable cache sets
    US-6434671-B2August 13, 2002Intel CorporationSoftware-controlled cache memory compartmentalization
    US-6446164-B1September 03, 2002Integrated Device Technology, Inc.Test mode accessing of an internal cache memory
    US-6516387-B1February 04, 2003Lsi Logic CorporationSet-associative cache having a configurable split and unified mode
    US-6523091-B2February 18, 2003Sun Microsystems, Inc.Multiple variable cache replacement policy
    US-6560677-B1May 06, 2003International Business Machines CorporationMethods, cache memories, systems and computer program products for storing transient, normal, and locked entries in an associative cache memory
    US-6665775-B1December 16, 2003Intel CorporationCache dynamically configured for simultaneous accesses by multiple computing engines
    US-6766413-B2July 20, 2004Stratus Technologies Bermuda Ltd.Systems and methods for caching with file-level granularity
    US-6826670-B2November 30, 2004Arm LimitedAccessing memory units in a data processing apparatus
    US-6877067-B2April 05, 2005Nec CorporationShared cache memory replacement control method and apparatus
    US-6944715-B2September 13, 2005International Business Machines CorporationValue based caching
    WO-0122230-A1March 29, 2001Koninklijke Philips Electronics N.V., Philips Semiconductors, Inc.Procede et systeme de remplacement de memoires cache
    WO-0161500-A1August 23, 2001Intel CorporationProcesseur dote d'une memoire cache divisee en vue d'une amelioration du tore du processeur et du moteur pixel
    WO-0225447-A2March 28, 2002Intel CorporationMemoire cache a configuration dynamique permettant l'acces simultane par des moteurs de calcul multiples
    WO-0225447-A3November 28, 2002Intel CorpMemoire cache a configuration dynamique permettant l'acces simultane par des moteurs de calcul multiples