• Inventors:
  • Assignees:
  • Publication Date: December 31, 1969
  • Publication Number:

Abstract

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (0)

    Publication numberPublication dateAssigneeTitle

NO-Patent Citations (0)

    Title

Cited By (43)

    Publication numberPublication dateAssigneeTitle
    US-2002041036-A1April 11, 2002Smith John W.Microelectronic assemblies with composite conductive elements
    US-2003036257-A1February 20, 2003Mutsumi Masumoto, Kenji MasumotoSemiconductor device manufacturing method
    US-2003038349-A1February 27, 2003Stephane Provost, Sophie Girard, Michel GouillerGlycogen phosphorylase inhibitor
    US-2003201531-A1October 30, 2003Farnworth Warren M., Wood Alan G.Semiconductor devices including protective layers on active surfaces thereof
    US-2005056946-A1March 17, 2005Cookson Electronics, Inc.Electrical circuit assembly with improved shock resistance
    US-2005101158-A1May 12, 2005Farnworth Warren M.Methods for forming protective layers on semiconductor device substrates
    US-2005133900-A1June 23, 2005Tessera, Inc.Microelectronic assemblies with composite conductive elements
    US-2005277279-A1December 15, 2005Shijian Luo, Tongbi JiangMicrofeature devices and methods for manufacturing microfeature devices
    US-2006189118-A1August 24, 2006Micron Technology, Inc.Microfeature devices and methods for manufacturing microfeature devices
    US-2006194424-A1August 31, 2006Micron Technology, Inc.Microfeature devices and methods for manufacturing microfeature devices
    US-2006197235-A1September 07, 2006Farnworth Warren M, Wood Alan GElectronic device components including protective layers on surfaces thereof
    US-2007232023-A1October 04, 2007Ziptronix, Inc.Room temperature metal direct bonding
    US-2007298188-A1December 27, 2007Tokyo Electron LimitedSubstrate processing method and apparatus
    US-2008111243-A1May 15, 2008Megica CorporationHigh performance system-on-chip using post passivation process
    US-2008179730-A1July 31, 2008Analog Devices, Inc.Wafer Level CSP Packaging Concept
    US-2008237825-A1October 02, 2008Lionel Chien Hui Tay, Rui Huang, Seng Guan ChowStacked integrated circuit package system with conductive spacer
    US-2011041329-A1February 24, 2011Ziptronix, Inc.Room temperature metal direct bonding
    US-2012187576-A1July 26, 2012Taiwan Semiconductor Manufacturing Company, Ltd.Three-Dimensional Integrated Circuits with Protection Layers
    US-2013200522-A1August 08, 2013Panasonic CorporationMethod of mounting semiconductor chips, semiconductor device obtained using the method, method of connecting semiconductor chips, three-dimensional structure in which wiring is provided on its surface, and method of producing the same
    US-6849953-B2February 01, 2005Tessera, Inc.Microelectronic assemblies with composite conductive elements
    US-6876052-B1April 05, 2005National Semiconductor CorporationPackage-ready light-sensitive integrated circuit and method for its preparation
    US-7067901-B2June 27, 2006Micron Technology, Inc.Semiconductor devices including protective layers on active surfaces thereof
    US-7084013-B2August 01, 2006Micron Technology, Inc.Methods for forming protective layers on semiconductor device substrates
    US-7199037-B2April 03, 2007Micron Technology, Inc.Microfeature devices and methods for manufacturing microfeature devices
    US-7253089-B2August 07, 2007Micron Technology, Inc.Microfeature devices and methods for manufacturing microfeature devices
    US-7271029-B1September 18, 2007National Semiconductor CorporationMethod of forming a package-ready light-sensitive integrated circuit
    US-7411297-B2August 12, 2008Micron Technology, Inc.Microfeature devices and methods for manufacturing microfeature devices
    US-7842540-B2November 30, 2010Ziptronix, Inc.Room temperature metal direct bonding
    US-7877895-B2February 01, 2011Tokyo Electron LimitedSubstrate processing apparatus
    US-7939916-B2May 10, 2011Analog Devices, Inc.Wafer level CSP packaging concept
    US-8134227-B2March 13, 2012Stats Chippac Ltd.Stacked integrated circuit package system with conductive spacer
    US-8181356-B2May 22, 2012Tokyo Electron LimitedSubstrate processing method
    US-8405225-B2March 26, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Three-dimensional integrated circuits with protection layers
    US-8524533-B2September 03, 2013Ziptronix, Inc.Room temperature metal direct bonding
    US-8759148-B2June 24, 2014Panasonic CorporationMethod of mounting semiconductor chips, semiconductor device obtained using the method, method of connecting semiconductor chips, three-dimensional structure in which wiring is provided on its surface, and method of producing the same
    US-8846450-B2September 30, 2014Ziptronix, Inc.Room temperature metal direct bonding
    US-8901728-B2December 02, 2014Panasonic CorporationMethod of mounting semiconductor chips, semiconductor device obtained using the method, method of connecting semiconductor chips, three-dimensional structure in which wiring is provided on its surface, and method of producing the same
    US-9070393-B2June 30, 2015Panasonic CorporationThree-dimensional structure in which wiring is provided on its surface
    US-9082438-B2July 14, 2015Panasonic CorporationThree-dimensional structure for wiring formation
    US-9385024-B2July 05, 2016Ziptronix, Inc.Room temperature metal direct bonding
    US-9716033-B2July 25, 2017Ziptronix, Inc.3D IC method and device
    US-9795033-B2October 17, 2017Panasonic CorporationMethod of mounting semiconductor chips, semiconductor device obtained using the method, method of connecting semiconductor chips, three-dimensional structure in which wiring is provided on its surface, and method of producing the same